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The United States Navy is currently in a state of transition from mechanical to 
electric propulsion.  Future warships, such as the new destroyer class, will contain an 
Integrated Power System (IPS) that provides power to all propulsion and ship service 
loads.  These warships will likely have a dramatic increase in the number of power 
electronic loads, both AC and DC.  For ship service loads, a DC Zonal Electric 
Distribution System (DCZEDS) will likely be used.  DCZEDS requires a device that 
provides galvanic isolation between the feeder buses and the zones to prevent fault 
propagation between zones.  For DCZEDS to be practical, DC-DC converters that 
provide galvanic isolation with an efficiency and reliability approaching that of existing 
low frequency AC isolation transformers must be placed between the feeder buses and 
the zones.  This thesis examines the construction and operation of a prototype 
galvanically isolated DC-DC converter using commercial-off-the-shelf parts.  The 
converter uses a single-phase high-frequency transformer link to provide galvanic 
isolation.  This work shows that this converter topology is reliable enough to be used in 
an IPS.  A three-phase solution using this topology can provide sufficient power density 
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The United States Navy has concluded that future warships will become all 
electric.  These warships will utilize an Integrated Power System with electric drive.  The 
ship service distribution system will be a DC Zonal, which differs markedly from today’s 
radial system.  In order to achieve maximum survivability it is critical that electric loads 
be galvanically isolated from their common zone feed busses.  Although transformers can 
be used for this purpose, they are inherently AC devices, and thus, not suitable for 
standard DC operation.  This is a serious issue, as electric warships will utilize an 
increasing number of DC loads.   
A DC-DC converter with galvanic isolation has been modeled, assembled and 
tested.  This chosen topology, referred to as a Galvanically Isolated Full Bridge (GIFB), 
has been constructed as a prototype for use in the ship service distribution system of an 
all-electric warship.  The GIFB is, first and foremost, a device that mimics the operation 
of an AC transformer for use by DC systems.   
The GIFB consists of three main power components: a Full Bridge Inverter (FBI), 
a High Frequency High Efficiency (HFHE) transformer, and a Full-Wave Bridge 
Rectifier.  The FBI utilizes Insulated Gate Bipolar Transistors (IGBT) and associated 
control circuitry to convert a DC supply voltage into a three step 20kHz AC waveform 
suitable of the HFHE transformer.  The HFHE transformer is optimized for 20kHz and 
provides the desired galvanic isolation.  The HFHE’s primary windings are connected to 
the FBI and its secondary windings are connected to the Full-Wave Bridge Rectifier.  The 
Full-Wave Bridge Rectifier converts the three step AC waveform back into DC for use by 










Figure 1.   Diagram of the GIFB 
 
The GIFB actually operates very similarly to that of a buck-chopper.  The buck 
chopper equations were therefore utilized in determining the control scheme of the GIFB.  
A multi-loop control method previously designed for buck choppers at the Naval 
Postgraduate School (NPS) was utilized to control the output voltage of the GIFB.  
MATLAB was used to calculate the output response of the controller.  Suitable gains 
were calculated for the controller along with an additional control element for future use.   
The input and output voltages for the GIFB were both specified as 300V.  The 
duty cycle of the GIFB was designed for approximately 80%, which is considered a 
maximum efficiency point for a buck chopper while still maintaining sufficient control 
‘headroom’.  Although a buck-chopper results in a lower output voltage than input 
voltage, unity gain was achieved in this case due to the primary to secondary turns-ratio 
(3:4) of the HFHE transformer.  Testing was discontinued at an input/output voltage ratio 
of 240V/240V respectively; the goal of 300V could not be reached with the existing 
breadboard prototype due to noise disrupting the IGBT gating signals. 
This research examines how a GIFB can be used to create a more fault tolerant 
and reliable DC ship service system.  A GIFB can be seen as a replacement for an AC 
transformer in a DC system.  Further research on this concept can be used to turn the 
GIFB into a true Power Electronics Building Block (PEBB) by making the converter 
 xvi
capable of bi-directional operation.  This Galvanically Isolated Building Block (GIBB) 
would allow a fuel cell, micro-turbine or other power source on the load side to assist in 
‘dark-ship’ startup, power the resident zone or power a longitudinal feeder bus in the 
event of an interruption of main power.  In addition, it may be possible to increase power 
density through the use of a three-phase GIBB.  This may prove to be useful in powering 




I. BACKGROUND AND INTRODUCTION 
A. CHAPTER INTRODUCTION  
This chapter presents an overview of the Navy’s decision to pursue all electric 
warships utilizing electric drive.  Following this, the Zonal Electrical Distribution System 
(ZEDS) proposed for new warships will be discussed.  The ZEDS will need to reliably 
and efficiently change DC voltage levels while providing galvanic isolation.  Finally, it 
will be detailed how a DC-DC converter that behaves similar to a classic AC transformer 
meets all of these requirements.     
B. AN ALL ELECTRIC NAVY 
The United States Navy has committed itself to the development and deployment 
of electric warships with an Integrated Power System (IPS).  In January 2000, the 
Secretary of the Navy, Richard Danzig, announced that the DD-21 (now changed to 
DDX) was to be built with an IPS. [1]  The Secretary’s announcement was reaffirmed by 
a CNO Executive Board in March 2001 stating, “The Navy is committed to fielding 
Electric Warships”. [2]  There is a large effort involved in the transition to electric 
warships, which are sharply different from those warships currently in service today.  
Service warships currently utilize segregated propulsion and electric plants.  In some 
cases over ninety percent of the ship’s power is dedicated solely to propulsion.  Because 
these warships very seldom travel at top speed, this is a tremendous reserve of thermal 
power that is not capable of being utilized for electrical purposes.  This is an issue with 
large ramifications, as electrical demands have grown dramatically in the past hundred 
years and now will include electric weapons and launchers.  Figure 2 illustrates this trend 
with respect to destroyers.  The solution that the Navy has decided upon is an electric 
warship utilizing an IPS.   
An IPS differs from a segregated power system in that a common set of prime 
movers is used to generate all onboard power.  This power is applied to the IPS, from 
which all loads, both propulsion and ship’s service, receive their power.  The IPS allows 
the warship commander a much larger degree of flexibility when executing combat roles.  
It also allows for the installation of weapons and other equipment that can be powered by 
2 
the IPS when the ship is not operating at high speed.  Examples of this include such 
weapons as a long range electromagnetic (EM) “Railgun” for the shore bombardment 
role, and the use of an Electromagnetic Aircraft Launch System (EMALS) for use in 
launching fixed wing aircraft.  Figure 3 shows a comparison between an IPS and a 










































Figure 2.   US Navy Destroyers Installed Electrical Generating Capacity (From Ref. 1) 
 
The replacement of the segregated power plant by an IPS is not the only change 
that the shift to an electric warship will entail.  The Electrical Distribution System (EDS) 
will undergo radical changes as well.  The current EDS that is installed on virtually all  
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Figure 3.   A Comparison of a Segregated Power Plant versus an IPS (From Ref. 3) 
 
warships is termed a radial.  The basic concept was developed during the 1940s and 
remains relatively unchanged today.  Ship Service Turbine Generators provide 450V 
60Hz AC as the primary power source.  This power is applied to distribution 
switchboards, from which all vital and non-vital electrical loads draw their power.  In the 
example shown in Figure 4, vital loads are connected to backup power sources via 
Automatic Bus Transfers (ABTs).  Backup power sources exist in either the form of 
Diesel Engines on surface ships, and a diesel generator and batteries on submarines.  
Additional backup is provided to switchboards in the form of load circuit breakers and 
fuses which offer protection from any faults on individual loads.   
 Although the radial EDS offers significant protection and redundancies, it has 
problems of its own as well.  A radial EDS employs a huge amount of cables to connect 
its loads to the various busses.  These cables often penetrate watertight bulkheads.  Any 
penetration through a watertight bulkhead lowers the survivability of the ship.  This cable 
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Figure 4.   A Simplified Schematic of a Radial EDS (From Ref. 4) 
 
layout also adds complexity to the ship’s design, making construction and maintenance 
more costly and time intensive.   
C. THE ZONAL EDS 
 The wave of the future with respect to the EDS appears to be the DC ZEDS.  A 
DC ZEDS is planned for DDX, a comparison of the Radial and DC ZEDS is shown in 
Figure 5.  All power is generated in the ship by gas turbines.  Each main bus has two gas 
turbines associated with it, providing redundancy.  These gas turbines provide 3 phase 
13.8kV AC.  The ships electric drive will be supplied power by this bus.  Any ship’s 
service loads requiring AC will utilize 450V AC that is “stepped down” from the main 
busses.  A rectifier such as a Ship’s Service Converter Module will be utilized to rectify 
450V AC into 375V DC.  If this DC voltage is inappropriate for a DC load, the voltage 
will have to be stepped up or down by a DC-DC Converter.  
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Figure 5.   Radial versus DC ZEDS 
 
 The ZEDS provides a significant advantage over the radial with respect to layout.  
In the ZEDS the port and starboard busses run the entire length of the ship, one on each 
side of the ship.  All loads in a compartment receive power from a “zone” of one or both 
of the buses directly in that compartment.  This has the effect of limiting bulkhead 
penetrations to a minimum.  Additionally both the cost and complexity of installation and 
maintenance is minimized.  Circuit breakers and fuses will supply additional protection, 
just as in the radial. 
D. THE NEED FOR GALVANIC ISOLATION 
Galvanic isolation refers to a case where there is no direct current path between 
the load and its source.  In a naval EDS, survivability is of the utmost concern.  If there is 
a direct current path between the load and the source, a single ground fault anywhere on 
the entire zone has the potential to damage the entire zone.  If another fault develops 














main implications.  The first is that power to the whole zone may be interrupted due to 
protective functions.  The second is that the current due to the faults may be severe 
enough to damage components before the protective functions can activate.  If galvanic 
isolation is employed, a single fault on the load side of the isolation and a fault anywhere 
else in the zone will not cause a current path to be formed.  Thus, the zone will remain 
powered and undamaged.  A current path only has the potential to exist if multiple faults 
occur on the same side of the isolation.  It is therefore very advantageous to find a means 
of providing galvanic isolation for all loads.  Figure 6 shows these affects on a DC bus 
with the green X’s indicating faults and the red line indicating the current path available 









isolation, two faults 
on opposite side of 
the load cause  a 
short.
With galvanic 
isolation, two faults 
on opposite sides of 
isolation no longer 




Figure 6.   The Effect of Galvanic Isolation on a DC Load with Multiple Faults 
 
In an AC system, galvanic isolation is easily provided by the use of a transformer.  
Since transformers are inherently an AC component, they are not suitable for use with 
7 
DC voltages.  Hence, another method must be employed to provide galvanic isolation for 
DC systems.  It would be advantageous to incorporate the galvanic isolation into a 
converter, which can reliably alter the DC voltage levels as necessary.   
E. THESIS STRUCTURE 
This thesis examines the construction of a prototype DC-DC converter with 
galvanic isolation.  The converter was built using Commercial-off-the-Shelf (COTS) 
parts.  A transformer is utilized in order to provide the galvanic isolation.  In order to be 
compatible with the transformer, the DC voltage must first be transformed into AC 
voltage to be passed along the transformer.  This AC voltage must be rectified back into 
DC voltage for use by the load. 
The operation of the converter with a description of its major components is 
detailed in Chapter II.  Chapter III derives the State Space Modeling of the converter, and 
the scheme that is utilized to control it.  The controller components are described in detail 
in Chapter IV.  Chapter V will discuss the conclusions reached during the construction of 
this converter, with recommendations on how it can be improved for bi-directional 
operation.  A three-phase topology will also be discussed, the greater power density of 
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II. GALVANICALLY ISOLATED CONVERTER DESCRIPTION 
A. CHAPTER OVERVIEW 
This chapter will discuss the operation of the Galvanically Isolated Full Bridge 
(GIFB) as a DC-DC converter.  The converter has three main stages: a Full Bridge 
Inverter (FBI), High Frequency High Efficiency (HFHE) transformer, and a single-phase 
Full-Wave Bridge Rectifier.  The FBI and Full-Wave Bridge Rectifier perform the actual 
power conversion functions, while the transformer provides added reliability in the form 
of galvanic isolation.  Each of these stages will be examined and their operation 
discussed in detail. 
B. OVERALL VIEW 
1. Topology 
This thesis used a GIFB for its chosen topology.  Previous research at NPS in LT 
Zengle’s thesis identified this as a topology suitable for large power operations and was 
able to recommend a workable control scheme. [4]  An example of this topology (with 
the galvanically isolating HFHE transformer) is shown in Figure 7.  The main purpose of 
this topology is to mimic a classic AC transformer for use by DC systems.        
 
 
Figure 7.   Diagram of the GIFB 
 
10 
This converter used a FBI in order to drop the DC bus voltage into a 3-level AC 
voltage.  A HFHE transformer was utilized to provide galvanic isolation between the load 
and the DC bus.  Due to the high switching frequency of the GIFB (20kHz) a standard 
60Hz transformer was deemed insufficient.  The 3-level AC voltage from the secondary 
of the HFHE transformer was then applied to a Full-Wave Bridge Rectifier to produce the 
appropriate DC voltage for the load.  The inverter switching operation was monitored and 
modified as necessary by a controller, which will be discussed in greater detail in 
Chapters III and IV.   
2. Specifications 
The NPS GIFB was designed specifically to provide the Navy with a DC-
transformer that mimics its classical AC counterpart.  A bus voltage of 300V was 
selected for the DC supply bus.  The GIFB behaves identically to a buck chopper, with 
the exception of the effect of the HFHE transformer.  A duty cycle of 80% has become 
the standard for the buck chopper.  A 75% duty cycle was utilized in this thesis, yielding 
an output voltage of approximately 300V when the turns ratio of the HFHE transformer 
was taken into account.  The switching frequency of the converter was chosen to be 
20kHz.  20kHz has become the Navy standard for switching frequency, due to its being 
well above the audio spectrum.  Finally, an initial load was selected to be 20Ω.  The 
limitations on bus voltage were the result of component selection and available laboratory 
equipment.     
C. FULL BRIDGE INVERTER 
1. Purpose 
The Full Bridge Inverter is fundamental to the operation of the GIFB.  It consists 
of four power switches, connected in an “H” pattern.  Insulated Gate Bipolar Transistors 
(IGBT) were chosen as the power switch.  IGBTs are currently the device of choice for 
medium power and low voltage applications.  The input terminals of the inverter are 
connected to the DC supply bus, while the output terminals are connected to the HFHE 
transformer.  The Full Bridge is responsible for transforming DC supply voltage into a 3-




A DC voltage on the FBI is transformed into a 3–level AC waveform, similar to 
that shown in Figure 9.  A controller monitors both the output voltage and current 
flowing through the capacitor.  The controller then sends output signals which gate the  
 
 
Figure 8.   Full Bridge Inverter, Highlighted 
 
 
Figure 9.   An Example of a 3-Level Voltage with Varying Pulse Widths 
 
IGBTs.  When IGBTs 1 and 4 are gated, a positive level of voltage is produced.  IGBTs 2 
and 3 produce a negative value of voltage.  A complete cycle of the system consists of 
both a positive voltage pulse and a negative voltage pulse, both separated by periods 




3-level AC voltage are varied in order to change the overall output voltage of the GIFB.  
Figure 9 shows the 3-level AC voltage waveform with varying pulse widths while Figure 
10 shows a block diagram of the controller.   
3. Component Selection 
Initially, the FBI was constructed utilizing two Toshiba© MG50Q2YS9 dual 
IGBT packs, configured as half-bridges.  A NPS developed optically isolated gate driver 
card was utilized to make each individual IGBT a floating switch.  The controller is 
completely isolated from the high voltage collectors and emitters of all IGBTS.  Once the 
initial operation of the GIFB was verified, it was decided to procure an integrated COTS 
component for the FBI.   
 
Controller






Figure 10.   Simplified Controller Input/Output Diagram 
 
The final component selected for the FBI is the PowerEX© POW-R-PAK 
150A/1200V 3 phase IGBT Assembly.  The complete description of this component is 
found in Appendix A.  The converter is capable of being operated in a variety of 
configurations, including that of a FBI.  It is also capable of being operated as a three-
phase inverter, which will be potentially useful in other power electronics thesis 
applications, and a follow on three-phase GIBB.  The POW-R-PAK is a true PEBB that 
13 
includes an optically isolated gate driver card.  Unfortunately, time did not allow for the 
installation of the POW-R-PAK, and this thesis was completed with the Toshiba 
MG50Q2YS9’s.  A picture of the FBI is shown in Figure 11. 
D. HFHE TRANSFORMER 
1. Purpose 
The HFHE transformer utilized in this design has two main effects.  The first, and 
most important, is to provide galvanic isolation from the source to the load.  This is 
extremely useful in that it protects the ZEDS from any damage caused to the load.  The 
second effect is that the transformer will alter the voltage and current levels supplied 













Figure 12.   HFHE Transformer, Highlighted  
 
2. HFHE versus Classical Transformer 
HFHE transformers share certain characteristics with classical 60Hz transformers.  
Both types contain a core that magnetically couples two sets of windings (the primary 
and the secondary) together.  Voltage and current levels in both types are altered 
according to the below formulas where ‘a’ is the ratio of turns of the primary windings to 
the secondary windings.  In terms of actual construction, however, HFHE transformers 
are radically different.   





=  (2.2) 
The type of HFHE transformer used in this thesis utilizes planar magnetics  [5].  
Planar magnetics refers to a practice of building magnetic components (transformers and 
inductors) to mimic a more two-dimensional structure.  The two-dimensional structure 
results in fewer losses at switching frequencies such as those found in the GIFB.  




a. Core Construction  
Major core losses offset by planar magnetics include eddy currents and 
hysterisis losses.  Eddy currents are small currents that are induced in a conductive 
material (such as the core) due to changing magnetic fields.  These currents will produce 
power loss in the form of heat.  In planar magnetics eddy currents are minimized by the 
selection of a core material with high resistivity, such as a ferrite structure.   
Hysteresis refers to the non-reversible effect when the magnetic core is 
continually magnetized and demagnetized.  The core resists changing as fast as the 
magnetic field and hence some of the magnetic energy is absorbed into the core material 
as heat.  Hysteresis losses per unit volume can be shown to be directly proportional to the 
magnetic flux swing [5], which is inversely related to the core’s cross sectional area.  By 
maximizing the core’s cross sectional area while minimizing its volume, planar 
magnetics significantly lowers hysteresis losses.   
b. Windings Construction 
Winding losses which are minimized by planar magnetics can be classified 
under two headings, copper losses and inductance leakage.  Copper losses can be further 
subdivided into two categories, the “skin effect” and the “proximity effect”.  Both 
become larger as the switching frequency is increased.  The skin effect refers to the 
action that occurs when the magnetic field generated by a current carrying conductor acts 
upon itself.  The proximity effect is due to the mutual induction between two nearby 
conductors.  Both effects tend to drive current towards the outside of the conductor, 
which will increase the impedance of the conductor, and hence the losses.  Planar 
magnetics tends to increase the area of the conductor relative to its width, which in turn 
reduces these losses.   
The imperfect coupling between the primary and secondary transformer 
windings results in leakage inductance losses.  These losses can be reduced by 
minimizing the distance between the two sets of windings.  Due to the higher effective 
cross section made available by planar magnetics, a fewer number of windings is required 
on both the primary and secondary side.  The reduction of windings allows them to be 
placed closer together and hence lowers the leakage inductance losses.   
16 
3. Component Selection 
The transformer chosen for this application was the Payton© Size 5000 
Transformer by Payton Electronics.  Its specifications can be found in Appendix B.  The 
core is constructed out of Ferrite and is E shaped.  The windings are made of copper with 
kapton insulators.  This transformer was chosen because of its operating frequency range 
of 20kHz to 300kHz.  The actual HFHE transformer is shown in Figure 13. 
E. FULL-WAVE BRIDGE RECTIFIER 
1. Operation 
A Full-Wave Bridge Rectifier consists of four diodes and converts AC to 
pulsating DC power.  Figure 14 highlights a Full-Wave Bridge Rectifier.  When the 
positive portion of an AC signal is applied to the rectifier, diodes A and D will conduct.  
 
  
Figure 13.   Actual HFHE Transformer 
 
When the negative portion of an AC signal is applied, diodes B and C will 
conduct.  As a result, all current that flows out of the rectifier will be positive.  The 
output waveform is now the absolute value of the input waveform.  Figure 15 shows both 






Figure 14.   The Full-Wave Bridge Rectifier, Highlighted 
 
 
Figure 15.   A Comparison of the Unrectified Voltage versus the Rectified Voltage 
 
The output waveform contains a significant amount of ripple that must be filtered 
out prior to being applied to a load.  An inductor-capacitor circuit is used to produce a 
much smoother waveform.  The inductor acts to smooth the current, while the capacitor 
acts to smooth the voltage.   
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2. Component Details  
Initially the Full-Wave Bridge rectifier was constructed out of four HFA 16PB 
120 type diodes.  These diodes provided a workable design during the initial phase.  
However, these diodes experienced significant power losses due to the high switching 
frequency of 20kHz.  A decision was made to acquire an integrated Full-Wave Bridge 
Rectifier with fast switching diodes which would result in lower losses.   
The full bridge rectifier chosen for this application was an ECO-PAK Single-
phase Rectifier Bridge with Fast Recovery Epitaxial Diodes, model VBE 55-12NO7, 
manufactured by IXYS.  Specification sheets on this device are included as Appendix C.  
This device is rated for 1200V @ 59 amps.  Most importantly, the diode reverse recovery 
time is 40ns, which is 1250 times less than the period of the 20kHz switching frequency.  
A picture of this component is shown in Figure 16. 
 
Figure 16.   Full-Wave Bridge Rectifier 
 
3. Inductor and Capacitor Sizing 
The GIFB is a type of buck chopper, and hence, buck chopper equations apply.  
Equations governing the response of a buck chopper can found in Reference 6.  It is 
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necessary to modify these equations to account for the turns ratio of the HFHE 
transformer.  These modified equations will be used to determine the size of the filter 
inductor and capacitor. 
One of the key concerns is the amount of the current flowing through the 
inductor.  Specifically, is the inductor large enough to ensure that the inductor current 
remains continuous, that is, greater than zero?  In order for a buck chopper to be 
controlled properly, it is necessary to maintain continuous inductor current.  The Navy 
generally requires buck choppers to maintain a continuous inductor current down to 10% 
load.  Figure 17 shows an example of continuous current operation versus discontinuous 
operation. 
In the following equations, the variable ‘a’ refers to the turns ratio of the primary 
side of the HFHE transformer to the secondary side.  The ‘E’ refers to the input bus 
voltage, Vc to the output voltage, and D represents the time that the switch is closed.  In  
 
Figure 17.   A Comparison of Continuous versus Discontinuous Current 
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the second equation, L represents the size of the filter inductor, T the period of the overall 
switching frequency, and R is the size of the load.  Lcrit refers to the inductance 
necessary to maintain continuous current operation.   
 cV aDE=  (2.3) 
 ( )crit TRL 1 D2
⎛ ⎞= −⎜ ⎟⎝ ⎠  (2.4) 




⎛ ⎞⎛ ⎞= −⎜ ⎟⎜ ⎟⎝ ⎠⎝ ⎠  (2.5) 
 When the appropriate values are inserted into equation 2.3, the resulting critical 
inductance is 1.25mH.  For the actual GFBB, an inductor of size 2.14mH was selected, 
easily guaranteeing enough inductance to sustain continuous current operation.   
The key factor in determining the size of the capacitor is the amount of ripple 
voltage desired.  Specifically, it is preferable to minimize ripple voltage.  A larger 
capacitor leads to smaller ripple voltage.  It was decided for this thesis that the ripple 
voltage, defined as C CV / V∆ , be less than one percent.  Equation 3.4 represents the peak-
to-peak ripple voltage for continuous operation.  The variable f refers to the switching 
frequency, C is the size of the capacitor. 




−∆ ⎛ ⎞= ⎜ ⎟⎝ ⎠  (2.6) 
 Solving for the capacitor size yields the equation: 




− ⎛ ⎞= ⎜ ⎟∆ ⎝ ⎠  (2.7) 
This yields a capacitor value of 3.7uF.  The actual capacitor chosen for this thesis 
was 144uF.  When substituted into equation 2.7 this value yields a peak-to-peak ripple 
voltage of 0.025 %. 
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III. STATE SPACE MODELING AND CONTROL 
A. CHAPTER OVERVIEW 
The purpose of this chapter is threefold.  First, a model of the converter will be 
derived using State-Space-Averaging (SSA).  Following this, a multi-loop controller 
scheme will be described in detail.  Finally, the advantage of adding a fourth gain in a 
future controller will be described. 
B. STATE-SPACE MODELING 
1. Background and Initial Conditions 
SSA is a mathematical tool for constructing a linear model of a power converter.  
It is based on determining the circuit equations of the power converter for each switch 
configuration (hereafter referred to as mode of operation.)  Once these equations have 
been obtained, they are “weighted”, that is, they are multiplied by the fraction of time that 
the converter operates in that cycle.  In the case of the GIFB, the variable ‘d’ will refer to 
the time when IGBTs are conducting (modes 1 and 3); while the term ‘1-d’ refers to the 
time the IGBTs are not conducting (modes 2 and 4).   
Two main initial conditions were assumed in this analysis.  First, all components 
were modeled as ideal components with no losses.  Second, SSA requires that the GIFB 
be operating in a continuous mode.  Continuous in this case refers to the fact that the 
inductor current always remains greater than zero and flowing in the direction shown in 
Figure 14.  
2. Mode 1 Operation 
The first mode of operation involves the converter powering the load from the DC 
supply bus.  Current flows from the DC supply bus, through IGBT 1, into the dotted side 
of the primary coil of the transformer, through IGBT4, and back to the DC supply bus.  
Even if we assume that the transformer is ideal, the turns ratio will introduce voltage or 
current magnification if it is not unity.  The current in the primary winding of the 
transformer magnetizes the core, and induces current in the secondary winding.  Current 
flows out of the dotted side of the secondary coil, through diode A and across the 
inductor, into the load and finally back to the transformer through diode D.  Initially, the 
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capacitor is also supplying current to the load as well.  (Figure 18, between points A and 
B.)  As the inductor current continues to build up, it will eventually begin to charge the 
capacitor.  (Figure 18, between points B and C.)  Figure 19 depicts the current flow in the 
GIFB.  Neglecting voltage drops across the IGBTs and the diodes yields the resulting 
equivalent circuit shown in Figure 20.  Note that voltage source in the equivalent circuit 
must be scaled by the variable ‘a’, to account for the primary to secondary turns ratio. 
 
Figure 18.   Mode 1 Inductor Current 
 
Figure 19.   Mode 1 Operation of the FBC 
 
The following equations describe the operation of the converter during mode 1.  
The lowercase terms include both the steady state and small signal components and are 
thus time varying, (i.e. e=e(t).)  The capital letter refers to the steady state value, while 




= +  (3.1) 
 L C Ri i i= +  (3.2) 
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=  (3.5) 






⎡ ⎤= −⎢ ⎥⎣ ⎦  (3.6) 
Substituting equation 3.5 into 3.1 and rearranging yields: 
 L C




⎡ ⎤= −⎢ ⎥⎣ ⎦  (3.7) 




3. Mode 2 Operation 
Mode 2 involves the converter powering the load from the energy stored in the 
capacitor and the inductor with all IGBTs off.  At first the inductor current is sufficient to 
supply current to both the capacitor and the load.  (Figure 21, time between points C and 
D)  However, as the inductor current decays, a point exists at which both the inductor and 
capacitor are utilized to supply energy to the load (Figure 21 time between points D and 
E).  Due to the back electromotive force produced by the IGBT’s anti-parallel diodes, no 
current may flow through the transformer.  Rather current is split among both diode 
paths.  Figure 22 shows the actual current flow paths while Figure 23 shows the 
simplified circuit. 
 
Figure 21.   Mode 2 Inductor Current 
 
Figure 22.   Mode 2 Operation of the FBC 
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Figure 23.   Simplified Circuit of Mode 2 
 
The following equations describe the operation of the converter during mode 2.   
 L C Ri i i= +  (3.8) 












=  (3.12) 






⎡ ⎤= −⎢ ⎥⎣ ⎦  (3.13) 
Substituting equation 3.12 into 3.9 and rearranging yields: 
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 [ ]L Ci 1 vL
d
dt
= −  (3.14) 
Equations 3.13 and 3.14 are the defining state equations for mode 2. 
4. Mode 3 and Mode 4 Operation 
Mode 3 works very similar to Mode 1 in that the load is being powered from the 
DC bus.  The only difference is that current flow is through IGBTs 2 and 3 on the 
converter side and through diodes B and D on the load side.  The equations are identical 
to those of mode 1.  Mode 4 operation and equations are identical to those of mode 2.   
5. Weighting and Combining the Equations 
The time has now come to weigh and combine the equations.  The symbol d will 
denote the time that the one of the IGBT switching pairs (either 1 and 4 or 2 and 3) are 
closed.   
If we weight equations 3.6 and 3.13 together and also weight 3.7 and 3.14 






⎡ ⎤= −⎢ ⎥⎣ ⎦  (3.15) 
and 
 L C




⎡ ⎤= −⎢ ⎥⎣ ⎦  (3.16) 
The astute power engineer with recognize equations 3.15 and 3.16 as buck 
chopper equations modified with a transformer turns ratio.   
 
6. Adding Small Signal Elements 
 The time has come to separate the small signal components from the average 
portion of each equation.  The capital letter stands for the DC or steady state portion of 
the signal, while the lowercase letter with the ^ represents the small signal, or “ripple” 
portion of the signal.  The following signals are thus defined.   
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 ˆd D d= +  (3.17) 
 ˆe E e= +  (3.18) 
 L L Lˆi I i= +  (3.19) 








=  (3.22) 
Now that the small signal terms are introduced, two new state equations will be 
derived.  Any multiplication of two small signal terms was considered negligible and 
hence discarded.  In addition, a smooth DC bus was assumed and therefore the small 
signal portion of the DC bus (the variable ‘ eˆ ’) was dropped as well.   
 C C CL L




⎡ ⎤= + − −⎢ ⎥⎣ ⎦  (3.23) 
 L C C




⎡ ⎤= + − −⎢ ⎥⎣ ⎦
 (3.24) 
Using the concept of superposition equations 3.23 and 3.24 can be broken down 












The ripple equations are the following: 
 C CL




⎡ ⎤= −⎢ ⎥⎣ ⎦  (3.27) 
 L C




⎡ ⎤= −⎢ ⎥⎣ ⎦
 (3.28) 









+ + =  (3.29) 




ˆ 1 1d LCa
CR LC
s s
= ⎛ ⎞+ +⎜ ⎟⎝ ⎠
 (3.30) 
Equation 3.30 is the open loop transfer function of the system.  In the open loop 
system, the output voltage is controlled by the duty cycle as expected.  By setting s equal 




=  (3.31) 
This is similar to a buck chopper equation, modified by the transformer turns 
ratio. 
C. CLOSED LOOP DESIGN 
1. Closed Loop Theory 
The time has come to add a controller and to create a closed loop system.  The 
controller will be of a multi-loop type, utilizing a proportional and integrative gain on the 
output voltage, and a proportional gain on the capacitor current.  Previous research at 
NPS has concluded that this is the best type of controller for converters such as buck 
choppers.  [4]  Figure 24 shows an example of this type of controller.  [7]     
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Figure 24.   A Modified Multi-Loop Controller 
 
The controller is controlling three different elements.  In order to control the 
output voltage level, a reference level is established.  The difference between the output 
level and this reference level is referred too as the error signal, and is multiplied by the 
proportional gain, kp.  This error is what the controller actually uses to set the proper duty 
cycle of the IGBTs so as to properly change the output voltage level.  The error signal is 
also integrated and multiplied by the integrative gain ki.  The integrative gain serves to 
eliminate the inherent steady state error present by using proportional gain alone. 
The last gain to be addressed is the proportional capacitive current gain.  Here a 
derivative element of the output voltage is obtained by the sampling of the capacitor 
current.  This derivative gain kd gain serves to give the system speed in achieving its 
desired output.  The resulting equation to describe the interaction of these gains is as 
follows: 
 ( ) Cp ref C i ref C d vd(t) k (v v ) k (v v ) k ( )ddt= − + − + −∫  (3.32) 
There remain two practical controller implementation issues that have yet to been 
discussed.  These issues involve the scaling output voltage Vc, and the scaling of the 
capacitor current, ic.  The output voltage Vc is specified at 300V.  The actual control 
circuit, described in more intimate detail in section 4, has a dynamic input range of ±15V.  
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A circuit to step down the output voltage is required.  For our purposes, we will consider 
this voltage scaling factor to be called kvout.  This scaling factor must be applied to the 
proportional and integrative gains portion of the controller.  The derivative function of 
the capacitor current also has a similar scaling factor applied to it as well.  This factor 
will be called kic.  Equation 3.31 is thus modified into: 
 ( ) Cp vout ref C i vout ref C d ic vd(t) k k (v v ) k k (v v ) k k ( )ddt= − + − + −∫  (3.33) 




p vout3 2ref d ic i vout
E k k kv aCL
Ek kv Ek k Ek k1 1
aL CR aCL LC aCL
s
s s s
⎡ ⎤+⎣ ⎦= ⎡ ⎤⎡ ⎤+ + + + +⎢ ⎥⎢ ⎥⎣ ⎦ ⎣ ⎦
 (3.34) 
2. Closed Loop Implementation 
The closed loop transfer function shown in equation 3.34 contains one zero and 
three poles.  With a transfer function of this type, it is normally preferred to have a closed 
loop pole-zero location similar to that shown in Figure 25. 
The closed loop transfer function represented by the closed loop root locus above 
is dominated by a pair of complex poles located at a 45 degree angle to the origin.  The 
zero and remaining pole are far to the left of the complex poles, having little result on the 
systems performance.  The resulting response to a step input for a function of this type is 
shown in Figure 26. 
Unfortunately, with the components specified in the GIFB closed loop transfer 
function it was impossible to achieve the pole/zero condition of Figure 25.  The single 
pole and single zero were always to the right of the complex poles.  It was therefore 
necessary to undertake a different approach.  The gains could be manipulated so that a 
pole cancelled out the zero and both remaining poles were real, not complex.  If enough 
space existed between the two remaining poles, one pole would dominate the response.  




Figure 25.   Preferred Closed Loop Pole/Zero Location 
 
 
Figure 26.   Ideal Step Response 
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The Matlab© code used to calculate the gains is contained in appendix A.  Gains 
of ki=2241.8, kp=64.7, kd=15, kvout=.033, and kic=0.075 yielded a step response of 
approximately 0.4 ms, shown in Figure 27.  Figure 28 contains the pole zero locations.  
This response was deemed suitable for the GIFB.  This step response was only possible 
over a very narrow range of gains, however.  This was primarily due to two reasons.  
First, in order to reduce the amount of noise present, it was decided to only utilize gain 
resistors with values between 5.1kΩ and 330kΩ and to use only single stages in 
determining these gains.  This limited the upper bound of kp to a value of 64.7, which 
drove the value of ki to be approximately 2200 to remove steady state error.  Second, the 
system was quite variable with respect to bus voltage and the gain kd=15.  A value kd=7.5 
provided a stable response at a bus voltage of 300V but produced a response with 30% 
overshoot at a bus voltage of 30V.   
 




Figure 28.   Final Closed Loop Pole/Zero Location 
 
For future applications such as this, it would be appropriate to introduce another 
gain to rectify the situation.  This gain would be called kc and would be applied to a 
sampling of the output current.  (It would also have the same scaling value as the 
capacitor current, kc.)  The resulting system is shown in Figure 29. 
 
Figure 29.   PID Controller with Proportional Current Gain Added. 
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p vout3 2ref d ic ic c i vout
E k k kv aCL
Ek kv Ek k Ek k Ek k1 1
aL CR aCL LC XCLR aCL
s
s s s
⎡ ⎤+⎣ ⎦= ⎡ ⎤⎡ ⎤+ + + + + +⎢ ⎥⎢ ⎥⎣ ⎦ ⎣ ⎦
 (3.35) 
 The need for a fourth gain can better be described by simplifying the transfer 
function.  Consider the following transfer function below.  (Here the variables A, B, C, 
D, and Z represent merely the polynomial coefficients and do not correspond to actual 
values of the converter.) 
 [ ]C 3 2
ref
Z Av
v B C D
s
s s s
+= + + +  (3.36) 
If the zero were to cancel a pole, the following two equations must be true: 
 [ ]








+= ⎛ ⎞+ + − + +⎜ ⎟⎝ ⎠
 (3.37) 
 ( ) DC A B A
A
= − +  (3.38) 
Previous research on buck choppers at NPS has identified that the total integrative 
gain kikvout, should be at least a decade greater than kpkvout.  [8]  This proportion 
essentially defines the variable A in equations 3.35 through 3.37.  The gain kpkvout must 
also be greater than the combined gain kdkic.  These gains will usually result in an 
acceptable response.  The variable D is determined by the total integrative gain, kikvout, 
the variable B is determined by the total derivative gain, kdkic, while the variable Z is 
defined by the total voltage proportional gain, kpkvout.  These values should be selected so 
as to determine a two pole response, as shown in equation 3.9.  In order to achieve the 
desired over-damped response, the values should be chosen to place at least a decades 










= ⎛ ⎞+ − + +⎜ ⎟⎝ ⎠
 (3.39) 
Without the new proportional current gain, kckic, the variable C is solely 
determined by the proportional voltage gain, kpkvout.  However, kpkvout has already been 
locked into place upon the selection of kikvout.  By adding the proportional current gain 
kckic, the variable C may be altered without changing any other variables.  This gives 
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IV. CONTROLLER ASSEMBLY 
A. CHAPTER OVERVIEW 
This chapter describes the physical construction of the controller assembly.  As 
stated in Chapter III, the controller is a multi-loop type.  The output voltage and capacitor 
current are compared against a reference signal to produce a duty cycle signal.  This duty 
cycle signal is then fed into the Pulse Width Modulation (PWM) section where it is 
converted into four separate signals for use by the IGBT gate drivers.  The IGBT gate 
drivers in turn determine which IGBT pair is conducting.  Figure 30 shows an overall 
diagram of the controller sections.  The remaining portions of this chapter discuss the 











The purpose of the Controller is to generate a duty cycle signal that will be passed 
on to the PWM Section.  The duty cycle signal is determined the output voltage, a 
reference voltage, and the capacitor current.  The output voltage is first scaled down by 
the controller, which also generates the reference signal.  These two functions will be 
discussed before describing the rest of the controller operation.   
1. Output Voltage Scaling  
In this subsection the output voltage is scaled down to an appropriate value that 
may be utilized by the rest of the controller.  This gain, kvout, is performed by a simple 
resistor network, shown in Figure 31.  Utilizing the resistor values shown yields a kvout of 
.0326, or 1/30.  For an output voltage of 300V, this yields a value of approximately 10V.  
Since the controller utilizes power supplies of ± 15V, the sensed output voltage outV
30
 is 
well within the dynamic range of the controller.   
 






2. Reference Signal Generation 
The generation of the reference signal is accomplished by a LM 317 Three 
Terminal Regulator. [9]  This device develops a 1.25V difference between the terminals 
labeled Vout and Adj, as shown in Figure 32.  The 2kΩ potentiometer R1 allows the 
reference voltage to be adjusted according to equation 4.1. 
 1.25 2000 R1 1.25
100 2000+R1
×⎛ ⎞⎛ ⎞ +⎜ ⎟⎜ ⎟⎝ ⎠⎝ ⎠  (4.1) 
The circuit allows a reference voltage of between 1.25V and 13.75V.  1.25V 
corresponds to an output voltage of 38V, 13.75V to an output voltage of 422V.   
 
 
Figure 32.   A Simplified Reference Signal Generator Schematic 
 
3. Controller Operation 
The Controller’s main component is a LF 347 two input Quad Operational 
Amplifier (OP-AMP). [10].  All four OP-AMPS were utilized to provide the appropriate 





OP-AMP gains.  These maximum and minimum values were chosen to ensure a stable, 
noise-free signal.  Figure 33 shows a symbolic representation of the controller’s 
operation.   
 
 
Figure 33.   A Diagram of the Controller’s Operation 
 
The signal from the Output Sampling Subsection is sent to the first OP-Amp 
where it is buffered.  In the second OP-AMP the buffered signal is subtracted from the 
reference signal to form an error signal.  This resultant error signal is sent to both OP-
AMPs three and four.  In OP-AMP three the error signal is integrated and sent to OP-
AMP four.  OP-AMP then four amplifies the error signal, the integrated error signal, and 
the capacitive current signal.  These three signals have the gains kpkout, kikout, and kdkc 
respectively.  These three signals are combined to form a single duty cycle signal that is 
sent to the PWM Section. 
C. PWM SECTION 
The PWM Section is where the shape of the IGBT Gate Driver signals are 




converts the duty cycle signal into a series of pulses; the logic section converts this 
pulsed signal into four distinct signals for use by the IGBT drivers.  A diagram of this 










IGBT 1 IGBT 2
IGBT 3 IGBT 4
+Vdc
-Vdc  
Figure 34.   Diagram of PWM Section 
 
1. PWM 
The UC 3637 compares the duty cycle signal against an internally generated saw 
tooth oscillation signal with values of 9V and -3V.  The output voltage pulse has a 
positive level of 13V and negative level of -13V.  The pulse achieves its positive value 
when the output signal is greater than the saw tooth isolation and its negative value when 
the comparator signal is less than the isolation.  This output pulse is then sent to the Logic 
subsection.  Figure 35 shows an example of the Controller signal (brown), the saw tooth 





2. Logic Subsection 
The Logic subsection utilizes a series of AND gates and a J- K flip flop to form 
the signals that will be sent to the individual IGBT gate drivers.  The AND gates can be 
further subdivided into a delay element, and four gate elements.  A diagram of the logic 
section is shown in Figure 36. 
 






























Figure 36.   Logic Subsection 
 
The first stage in the logic subsection is a delay element.  The delay element is 
based on a DM74SL08 which is a microchip containing dual input quad AND gates. [12]  
All four AND gates are cascaded together, delaying the PWM signal by about 40ns.   
The output of the delay element is then sent to a SN74109, which is a dual J- K  
Positive Edge Triggered Flip Flop with Preset and Clear Functions. [13]  In the GIFB, the 
SN 74109 is wired to perform as a toggle flip flop.  Whenever a positive pulse is received 
from the output of the delay element, the J- K  Flip Flop will change states.  This signal 
will serve to switch between Mode 1 and Mode 3 operation.  This switching philosophy 
ensures the IGBTs can never cycle shut at the same time and short out the system.  The 
output of the SN74109 is routed to the gate elements. 
The gate elements consist of more DM74SL08 AND gates.  These AND gates 
utilize input from both the J- K  Flip Flop and the delay element.  A display of gate 








V. RESULTS AND RECOMMENDATIONS 
A. RESULTS 
The GIFB was designed to operate as a unity gain, DC-DC converter with an 
input and output voltage of 300V DC.  A load was selected (20Ω) that would result in an 
output power of 4.5kW.  From past NPS experience with buck choppers, it was estimated 
that an efficiency rating of 98% would be attainable at full power; however, a final 
efficiency of 91.9% at reduced load was obtained.  Due to equipment limitations and the 
prototype nature of the control boards, the actual maximum power obtained was 3.2kW.  
This was the result of a 240V/240V input/output voltage ratio and an 18Ω load.  Figure 
38 illustrates the efficiencies obtained for various voltages and currents.   
 
 
Figure 38.   Efficiency for Various Input/Output Voltages 
 
B. AREAS FOR FURTHER RESEARCH 
1. Efficiency Improvements 
As seen above, the GIFB has a maximum efficiency of approximately 92%.  The 
power loss can be attributed to three areas of the power section: the FBI, the HFHE 
transformer and the Full-Wave Bridge Rectifier.  In order to target the worst offender, 
thermal images were captured.  These images are shown in Figures 39, 40, and 41.  These  
 
 

































figures show quite clearly that the Full-Wave Bridge Rectifier is the largest heat source, 
and hence the portion of the GIFB that contributes to efficiency loss the most.  In future 
endeavors with the GIFB, the rectifier should be replaced.  
 
 
Figure 39.   Thermal Image of FBI 
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Figure 40.   Thermal Image of HFHE Transformer 
 
 




2. Controller Improvements 
The GIFB controller used in this thesis was built using copper boards and 
conventional wires to connect device pins.  Although this allowed the controller to be 
modified as needed, component placement was somewhat haphazard due to these 
modifications.  A future controller should be built on printed circuit boards (PCB) with a 
large ground plane to minimize the effects of noise.   
Two options are easily available at NPS for controller digitalization:  an NPS 
developed Xilinx based-controller and a dSPACE 1103 hardware-in-the-loop Digital 
Signal Processing (DSP) board.  A DSP based solution is consistent with the Navy’s 
desire for a programmable PEBB.   
3. EM Interference Implications 
There is currently no research regarding EM interference emanating from the 
GIFB.  Future research should include possible effects upon a DCZEDS from the GIFB’s 
20kHz switching frequency.   
4. Bi-Directional Galvanic Isolated Building Block (GIBB) 
The GIFB is currently a unidirectional power converter; power only flows in a 
single direction from the DC bus to the load.  The DCZEDS currently envisions the select 
placement of alternate power sources such as batteries, fuel cells, micro-turbines or diesel 
engines.  Backup or distributed power sources would be housed within various zones.  
This power is trapped inside the resident zone unless the interface converter for the bus 
connection is bi-directional.  Other zones could then be powered from a zone containing 
a source.  Bi-directionality is a very useful attribute for ‘dark-ship’ startup.  It is therefore 
useful to upgrade the existing GIFB into a bi-directional GIBB.  In this sense, the GIBB 
could be said to simulate a true DC transformer.  The modified topology is show in 
Figure 42.  As can be seen the only major change is the swapping of the rectifier with a 
FBI which is identical to the input FBI. 
As stated in Chapter II, the GIFB can be modeled as a modified buck converter.  
It was necessary to convert the DC voltage into a three step voltage for transmission over 
the HFHE transformer.  Because the GIFB was modeled on a buck converter, the HFHE 
transformer was used to step up the voltage to achieve a unity gain.  If the converter was 
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made bi-directional, the HFHE transformer would step down the voltage when the 
converter powers the main bus.  By adding another FBI to the load side and a capacitor to 
the bus side, the converter can be altered to provide a boost capability when powering the 
bus.  When coupled with the step down ability of the transformer, this provides a unity 
gain.  The Full-Wave Bridge Rectifier is no longer required (on either side) because the 
IGBT anti-parallel diodes now provide this function.   
 
 
Figure 42.   Diagram of the GIBB 
 
The added components now resemble a boost chopper when the alternate power 
source is powering the DC Bus.  In order to conform to industry standards, it is 
recommended that the GIBB be designed to operate at a supply and load voltage of 700V.  
This corresponds to the recommended bus voltage when using standard 1200V IGBTs. 
5. Three-Phase GIBB 
Another topology offers the potential for increased power density.  This topology 
utilizes the basic topology of the GIBB, but upgrades the FBIs to three-phase FBIs.  
Three HFHE transformers connected in a delta-delta fashion are now required to 
magnetically couple all three phases.  A diagram of the three-phase GIBB is shown in 








Figure 43.   Diagram of the Three-Phase GIBB 
 
The prime advantage of utilizing a three-phase GIBB lies in the reduced size of 
the filter components.  Specifically the inductor and capacitor are dramatically reduced 
because of the higher frequency ripple inherent with a higher pulse-count.  In addition, 
the switching frequency of the IGBTs is reduced.  With a single-phase GIBB, each IGBT 
cycles at a frequency of 10kHz (resulting in an inverter frequency of 20kHz); each IGBT 
in the three-phase GIBB only has to cycle at a frequency of 6.6kHz.   
The primary disadvantage of the three-phase GIBB is the addition of two more 
HFHE transformers.  Furthermore, the extra IGBTs add to cost.  At smaller powers, it is 
anticipated that the single-phase GIBB will have a higher power density than the three-
phase GIBB.  As power increases, eventually the three-phase GIBB will have a larger 
power density.  Figure 44 depicts one possible relationship.  Further research is required 







































THIS PAGE INTENTIONALLY LEFT BLANK  
53 
APPENDIX A.  MATLAB CODE 
A. MAIN CODE 
 












a=.75;%turns ratio of transformer, primary to secondary 
 

















openbottom=[(L*C*a) ((L*a)/R) a]; 
open=tf(opentop,openbottom); 








%closed is closed loop transfer function 
step(closed) 
 
roots(bottom) %closed loop poles 
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roots(top) %closed loop zeros 
B. GAIN CALCULATION CODE 
 
%program for calculating resistor and capacitor sizes to achieve 




%note: all components referened occur in schematic 1 
 
ca=.000001; 
%refers to Capacitor C5  
 
ra=18000; 
%refers to Resistor R41  
 
rb=5100; 
%refers to Resistor R39 
 
rc=5100; 
%refers to Resistor R40 
 
rd=5100; 




%refers to Resistor R47 
 
rf=330000; 
%refers to Resistor R29 
 
kci=.075 
















APPENDIX B.  CONTROLLER SCHEMATICS 
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Input          












121.2 7.50 903 121.2 6.74 817 90.4% 
151.6 9.27 1396 151.3 8.41 1272 91.1% 
182.3 10.95 1984 181.0 10.04 1817 91.6% 
213.1 12.69 2688 211.2 11.69 2469 91.9% 










Input          












201.4 5.58 1121 201.8 5.05 1019 90.9% 
200.5 6.74 1347 201.9 6.09 1230 91.3% 
200.6 7.85 1569 201.9 7.11 1436 91.5% 
202.3 8.71 1754 201.7 7.97 1608 91.6% 
201.8 9.95 1998 200.5 9.14 1833 91.7% 
201.7 11.04 2215 200.5 10.14 2033 91.8% 
202.1 11.95 2401 200.4 11.00 2204 91.8% 
202.2 13.16 2643 200.8 12.08 2426 91.8% 
201.5 14.45 2891 200.6 13.21 2650 91.7% 
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